resources
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| resources [2012/02/20 08:55] – mcmaster | resources [2025/08/04 21:23] (current) – external edit 127.0.0.1 | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ====== Papers ====== | + | ====== Papers |
| - | ====== Semi-invasive attacks - A new approach to hardware security analysis | + | ===== Semi-invasive attacks - A new approach to hardware security analysis ===== |
| * Sergei P. Skorobogatov | * Sergei P. Skorobogatov | ||
| * University of Cambridge | * University of Cambridge | ||
| Line 8: | Line 8: | ||
| Detailed overview of the entire process. Highly recommended. | Detailed overview of the entire process. Highly recommended. | ||
| - | ====== The State-of-the-Art in IC Reverse Engineering | + | ===== The State-of-the-Art in IC Reverse Engineering ===== |
| http:// | http:// | ||
| Has some history and current techniques. | Has some history and current techniques. | ||
| - | ====== Reverse Engineering Complex Application Specific Integrated Circuits (ASICs) | + | ===== Reverse Engineering Complex Application Specific Integrated Circuits (ASICs) ===== |
| http:// | http:// | ||
| Basic overview of IC RE process | Basic overview of IC RE process | ||
| - | ====== Integrated circuit failure analysis: a guide to preparation techniques | + | ===== Integrated circuit failure analysis: a guide to preparation techniques ===== |
| * part of failure analysis, chips must be decapped. Provides industrial grade walkthrough of how to decap chips | * part of failure analysis, chips must be decapped. Provides industrial grade walkthrough of how to decap chips | ||
| * ISBN-10: 0471974013 | * ISBN-10: 0471974013 | ||
| * ISBN-13: 978-0471974017 | * ISBN-13: 978-0471974017 | ||
| - | ====== Building a High-Performance, | + | ===== Building a High-Performance, |
| http:// | http:// | ||
| - | ====== Presentations ====== | + | ====== Presentations ====== |
| - | ====== 25C3 IC Reverse Engineering | + | ===== 25C3 IC Reverse Engineering ===== |
| Karsten Nohl | Karsten Nohl | ||
| http:// | http:// | ||
| - | ====== VLSI CAD: Logic to layout | + | ===== VLSI CAD: Logic to layout ===== |
| http:// | http:// | ||
| Class with some web resources on how to convert logic gates to silicon masks | Class with some web resources on how to convert logic gates to silicon masks | ||
| + | |||
| + | ===== Texplained: Hardware Reverse-engineering Tools new threats - new oppertunities ===== | ||
| + | |||
| + | Olivier Thomas | ||
| + | |||
| + | http:// | ||
| + | |||
| + | ===== Backside IC analysis ===== | ||
| + | |||
| + | Dmitry Nedospasov | ||
| + | |||
| + | http:// | ||
| + | |||
| ====== Blog ====== | ====== Blog ====== | ||
resources.1329728136.txt.gz · Last modified: 2013/10/20 14:59 (external edit)
